Spedizione gratuita per ordini superiori a 69,99 euro.

Controllare lo stato dell'ordine

Entra a far parte di una comunità di amanti dei libri di tutto il mondo e ottieni numerosi vantaggi. Crea un account gratuito

Spedizione gratuita con Packeta per un prezzo superiore a 69.99 €

Corriere Bartolini 4.49 € Punto Poste 5.49 € Punto Poste 5.49 € Punto Bartolini 3.49 € Corriere DHL 6.99 € Corriere GLS 5.99 € Punto GLS 4.49 €

Contatto

Come acquistare

Aiuto

Il mio account

▸ Vuoto :-(

Spedizione gratuita per ordini superiori a 69,99 euro.

Guide to Computer Processor Architecture

Name: Guide to Computer Processor Architecture
Brand: Springer Nature B.V.
SKU: 43416395
Price: 61.89 EUR
Availability: InStock
Author: Goossens Bernard Goossens
ISBN: 9783031180248

A RISC-V Approach, with High-Level Synthesis

Goossens Bernard Goossens

Lingua

Inglese

Libro In brossura

Codice Libristo: 43416395

Casa editrice Springer Nature B.V., gennaio 2023

This unique, accessible textbook presents a succession of implementations of the open-source RISC-V... Descrizione completa

Codice Libristo: 43416395

151 b

61.89 €

Magazzino esterno Inviamo tra 10-18 giorni

Fino a 30 giorni per il reso

I clienti hanno acquistato anche

Mitos políticos árabes Enmanuel Sivan

In brossura

25.09 €

Christmas Pig Rowling Joanne

Rigido

29.09 €

Adultos En Forma. C Javi Navas

In brossura

10.69 €

The 1st Album 'Armageddon' (MY Power Ver.) Aespa

CD audio

26.09 €

UNIDAD DE LOS CREYENTES, LA SÁNCHEZ MIELGO

In brossura

36.29 €

Flow Nummer 92 (6/2025) Deutsche Medien-Manufaktur GmbH & Co. KG

In brossura

7.89 €

Transmetropolitan Tom 1 Warren Ellis

Rigido

24.99 €

Throne of Glass - Collector Sarah J. Maas

Rigido

31.99 €

Technológia pre 3. ročník učebného odboru pekár Gabriela Dubová

In brossura

28.79 €

Redes de maestros : una alternativa para la transformación escolar Marcos Daniel Arias Ochoa

In brossura

18.39 €

Emegin Sövalyeleri Nazim Alpman

In brossura

14.69 €

Lucians Dialog A Baar

In brossura

13.19 €

Calendar girl. Février Audrey Carlan

In brossura

14.69 €

Pyramis Johann Frantz Griendel

In brossura

12.29 €

This unique, accessible textbook presents a succession of implementations of the open-source RISC-V processor. Implementations are offered in increasing difficulty (non-pipelined, pipelined, deeply pipelined, multi-threaded, multicore).

Each implementation is shown as a High-Level Synthesis (HLS) code in C++. This facilitates synthesis and testing on an FPGA-based development board (Such a board can be freely obtained from the Xilinx University Program targeting university professors).

The book can be useful for several reasons. First, it is a novel way to introduce computer architecture: The codes given can serve as labs for a processor architecture course. Second, the book content is based on the RISC-V Instruction Set Architecture, which is an open-source machine language promising to become the main machine language to be taught, replacing DLX and MIPS. Third, all the designs are implemented through the HLS tool, which is able to translate a C program into an intellectual property (IP). Lastly, HLS will become the new standard for IP implementations, replacing Verilog/VHDL; already there are job positions tied to HLS, with the argument of rapid IP development.

Hence, in addition to offering undergraduates a firm introduction, the textbook/guide can also serve engineers willing to implement processors on FPGA, as well as researchers willing to develop RISC-V based hardware simulators.

Bernard Goossens is Professor in the Faculty of Sciences at the Université de Perpignan, France. He is author of the French-language book from Springer, Architecture et microarchitecture des processeurs, 2002.