Non ti piace? Non importa! Puoi restituire gli articoli fino a 30 giorni
Non puoi sbagliarti con un buono regalo. Con il buono regalo, il destinatario può scegliere qualsiasi prodotto della nostra offerta.
Fino a 30 giorni per il reso
This book describes RTL design, synthesis, and timing closure strategies for SOC blocks. It covers high-level RTL design scenarios and challenges for SOC design. The book gives practical information on the issues in SOC and ASIC prototyping using modern high-density FPGAs. The book covers SOC performance improvement techniques, testing, and system-level verification. The book also describes the modern Xilinx FPGA architecture and their use in SOC prototyping. The book covers the Synopsys DC, PT commands, and use of them to constraint and to optimize SOC design. The contents of this book will be of use to students, professionals, and hobbyists alike.
Ciao! Sono Libroamiko, il tuo consulente di libri.
Come posso aiutarti?